5555555555
72. Which of the following logic families has the highest noise margin?
(a) TTL
(b) LS TTL
(c) CMOS
(d) HCMOS
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555546. What is the standard TTL noise margin? (a) 5.0 V (b) 0.0 V (c) 0.8 V (d) 0.4 VTags: logic, families, ttl, noise, margin, electronics, engineering
555555555564. What is the increase in switching speed between 74LS series TTL and 74HC/HCT (High-Speed CMOS)? (a) 5 (b) 10 (c) 50 (d) 100Tags: logic, families, ls, ttl, cmos, electronics, engineering
555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4Tags: logic, families, ttl, electronics, engineering
555555555528. How many 74LSTTL logic gates can be driven from a 74TTL gate? (a) 10 (b) 20 (c) 200 (d) 400Tags: logic, families, ttl, electronics, engineering
5555555555127. The nominal value of the dc supply voltage for TTL and CMOS is ________. (a) +3 V (b) +5 V (c) +9 V (d) +12 VTags: logic, families, ttl, cmos, electronics, engineering