5555555555
46. What is the standard TTL noise margin?
(a) 5.0 V
(b) 0.0 V
(c) 0.8 V
(d) 0.4 V
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4Tags: logic, families, ttl, electronics, engineering
555555555572. Which of the following logic families has the highest noise margin? (a) TTL (b) LS TTL (c) CMOS (d) HCMOSTags: logic, families, ttl, noise, margin, electronics, engineering
5555555555104. The HIGH logic level for a standard TTL output must be at least ________. (a) 2.4 V (b) 2 V (c) 0.8 V (d) 5 VTags: logic, families, standard, ttl, electronics, engineering
Logic Gates » Exercise - 14. For the circuit shown, F is given by : & (a) (b) (c) (d)Tags: logic, electronics, engineering
555555555559. The 1's complement of 10011101 is ________. (a) 01100010 (b) 10011110 (c) 01100001 (d) 01100011Tags: electronics, engineering