5555555555
25. The problem of different current requirements when CMOS logic circuits are driving TTL logic circuits can usually be overcome by the addition of:
(a) a CMOS inverting bilateral switch between the stages
(b) a TTL tristate inverting buffer between the stages
(c) a CMOS noninverting bilateral switch between the stages
(d) a CMOS buffer or inverting buffer
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555572. Which of the following logic families has the highest noise margin? (a) TTL (b) LS TTL (c) CMOS (d) HCMOS- 5555555555127. The nominal value of the dc supply voltage for TTL and CMOS is ________. (a) +3 V (b) +5 V (c) +9 V (d) +12 V
- Logic Probe » Exercise - 1 1. A simple-to-use instrument often used to detect logic levels is the ________. (a) logic meter (b) logic pulser (c) logic probe (d) logic comparator
- 5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000
- 555555555547. What is the range of invalid TTL output voltage? (a) 0.0–0.4 V (b) 0.4–2.4 V (c) 2.4–5.0 V (d) 0.0–5.0 V