5555555555
21. What is the major advantage of ECL logic?
(a) very high speed
(b) wide range of operating voltage
(c) very low cost
(d) very high power
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555575. A major advantage of ECL logic over TTL and CMOS is ________. (a) low power dissipation (b) high speed (c) both low power dissipation and high speed (d) neither low power dissipation nor high speed- 555555555547. What is the range of invalid TTL output voltage? (a) 0.0–0.4 V (b) 0.4–2.4 V (c) 2.4–5.0 V (d) 0.0–5.0 V
- 555555555539. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A
- 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above
- 555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW