5555555555
131. Which factor does not affect CMOS loading?
(a) Charging time associated with the output resistance of the driving gate
(b) Discharging time associated with the output resistance of the driving gate
(c) Output capacitance of the load gates
(d) Input capacitance of the load gates
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above- 5555555555163. For a three-input OR gate, with the input waveforms as shown below, which output waveform is correct? (a) a (b) b (c) c (d) d
- 5555555555131. The output of an exclusive-NOR gate is 1. Which input combination is correct? (a) A = 1, B = 0 (b) A = 0, B = 1 (c) A = 0, B = 0 (d) none of the above
- 555555555555. If a 3-input NOR gate has eight input possibilities, how many of those possibilities will result in a HIGH output? (a) 1 (b) 2 (c) 7 (d) 8
- 5555555555127. When does the output of a NOR gate = 0? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1