5555555555
117. An open-drain gate is the CMOS counterpart of ________.
(a) an open-collector TTL gate
(b) a tristate TTL gate
(c) a bipolar junction transistor
(d) an emitter-coupled logic gate
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d)- 555555555537. If all inputs to a TTL NAND gate are low, what is the ON, OFF condition of each transistor in the circuit? (a) Q1-ON, Q2-OFF, Q3-ON, Q4-OFF (b) Q1-ON, Q2-ON, Q3-OFF, Q4-OFF (c) Q1-OFF, Q2-OFF, Q3-ON, Q4-ON (d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON
- 555555555559. The minimum input voltage recognized as HIGH by a TTL gate is ________. (a) 2.0 V (b) 2.4 V (c) 0.8 V (d) 5.0 V
- 555555555558. ________ output levels would not be a valid LOW for a TTL gate. (a) 0.2 V (b) 0.3 V (c) 0.5 V (d) All of the above.
- 5555555555124. Most TTL logic used today is some form of ________. (a) Schottky TTL (b) tristate TTL (c) low-power TTL (d) open-collector TTL