5555555555
104. The HIGH logic level for a standard TTL output must be at least ________.
(a) 2.4 V
(b) 2 V
(c) 0.8 V
(d) 5 V
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555547. What is the range of invalid TTL output voltage? (a) 0.0–0.4 V (b) 0.4–2.4 V (c) 2.4–5.0 V (d) 0.0–5.0 V- 555555555546. What is the standard TTL noise margin? (a) 5.0 V (b) 0.0 V (c) 0.8 V (d) 0.4 V
- 555555555557. The propagation delay of standard TTL gates is approximately ________. (a) 2 s (b) 1 s (c) 4 ns (d) 10 ns
- 555555555539. The most common TTL series ICs are: (a) E-MOSFET (b) 7400 (c) quad (d) AC00
- 5555555555167. Which of the symbols shown below represents an AND gate? (a) a (b) b (c) c (d) d