5555555555
45. The free-running frequency of a 565 FSK decoder is adjusted with ________.
(a) external capacitors
(b) an external resistor
(c) an external RC network
(d) an internal clock
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555534. The frequency of the 566 VCO is set by ________. (a) an external resistor (b) an external capacitor (c) both an external resistor and an external capacitor (d) None of the above- 555555555537. How many Vcc connections does the 565 PLL use? (a) 0 (b) 1 (c) 2 (d) 3
- 555555555547. For the RS-232C circuit, ________ is a mark and ________ is a space. (a) 12 V, –12 V (b) –12 V, 12 V (c) 5 V, 0 V (d) –5 V, 0 V
- 555555555546. An input at a frequency of 1070 Hz will drive the decoder output voltage to ________. (a) –5 V (b) 14 V (c) –5 V and 14 V (d) None of the above
- Basics of ICs » Exercise - 127. We use ................. ICs in computers. (a) digital (b) linear (c) both digital and linear (d) none of the above