5555555555
35. In astable operation of the 555 timer, the lower and upper peaks of the charging/discharging external capacitor are ________ to ________.
(a) –VCC, VCC
(b) –0.5 VCC, 0.5 VCC
(c) 1/3 VCC, 1/2 VCC
(d) 1/3 VCC, 2/3 VCC
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 5. In a 555 timer, a series connection of three resistors sets the reference voltage levels to the two comparators at ________ and ________. (a) 2VCC / 3, VCC / 3 (b) VCC / 2, VCC / 4 (c) VCC, VCC / 2 (d) VCC, VCC- 555555555537. How many Vcc connections does the 565 PLL use? (a) 0 (b) 1 (c) 2 (d) 3
- 555555555529. At saturation the value of VCE is nearly ________, and IC = ________. (a) zero, zero (b) VCC, IC(sat) (c) zero, I(sat) (d) VCC, zero
- 5555555555196. If [A] = 10 and [B] = 01, then [A] [b] = ________. (a) [00] (b) 00 (c) 11 (d) [11]
- 5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000