Interrupts of 8085 Microprocessor » Exercise – 1
3. An interrupt in which the external device supplies its address as well as the interrupt request is known as :
(a) Vectored interrupt
(b) Non maskable interrupt
(c) Maskable interrupt
(d) Designated interrupt
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Interrupts of 8085 Microprocessor » Exercise - 12. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt- Interrupts of 8085 Microprocessor » Exercise - 1 1. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt 2. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt 3. An interrupt in which the external device supplies its address as well as the interrupt request is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Designated interrupt 4. In 8085, interrupts except TRAP are disabled by (incorrect) : (a) A DI instruction (b) A system reset (c) Acknowledgement of a previous interrupt (d) None of the above 5. When a CPU is interrupted, it : (a) Stops execution of instruction (b) Acknowledges interrupt and continues (c) Acknowledges interrupt and branches to a subroutine (d) None of the above
- Interrupts of 8085 Microprocessor » Exercise - 1 1. An interrupt which can be temporarily ignored by the counter is known as : (a) Vectored interrupt (b) Non maskable interrupt (c) Maskable interrupt (d) Low priority interrupt
- Interrupts of 8085 Microprocessor » Exercise - 14. In 8085, interrupts except TRAP are disabled by (incorrect) : (a) A DI instruction (b) A system reset (c) Acknowledgement of a previous interrupt (d) None of the above
- Interrupts of 8085 Microprocessor » Exercise - 15. When a CPU is interrupted, it : (a) Stops execution of instruction (b) Acknowledges interrupt and continues (c) Acknowledges interrupt and branches to a subroutine (d) None of the above