Frequency Domain Analysis » Exercise – 1
14. Large values of gain margin and phase margin result in :
(a) a fast system
(b) an unstable system
(c) a sluggish system
(d) an underdamped system
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
Frequency Domain Analysis » Exercise - 1 16. For a stable system : (a) gain margin must be positive but phase margin can be positive or negative (b) phase margin must be positive but gain margin can be positive or negative (c) both gain margin and phase margin must be positive (d) one of them must be zero- Frequency Domain Analysis » Exercise - 111. The gain margin of a system is 0 dB. It represent a : (a) stable system (b) unstable system (c) conditionally stable system (d) marginally stable system
- Frequency Domain Analysis » Exercise - 115. The damping ratio ξ of a system is 0.5. The value of Mr is : (a) 2.308 (b) 1.54 (c) 1.01 (d) none of these
- Frequency Domain Analysis » Exercise - 123. The phase margin of a system is 0˚. It represents a : (a) stable system (b) unstable system (c) conditionally stable system (d) marginally stable system
- Time Domain Analysis » Exercise - 139. If the characteristic equation of a system is s^2+6s+8 =0, the system is : (a) undamped (b) underdamped (c) critically-damped (d) overdamped