5555555555
89. A J-K flip-flop is in a “no change” condition when ________.
(a) J = 1, K = 1
(b) J = 1, K = 0
(c) J = 0, K = 1
(d) J = 0, K = 0
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1- 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
- 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
- 5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
- Flip-Flops » Exercise - 1 1. A latch has _____ stable states. (a) One (b) Two (c) Three (d) Four