5555555555
90. A ________ configuration has a voltage gain less than 1.
(a) fixed-bias
(b) self-bias
(c) source-follower
(d) voltage-divider
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 555555555591. The input and output signals are in phase in a ________ configuration. (a) fixed-bias (b) source-follower (c) voltage-divider (d) self-bias Tags: fet, amplifiers, configuration, fixed-bias, source-follower, voltage-divider, self-bias, electronics, engineering
555555555593. ________ configuration(s) has (have) Zo RD. (a) Fixed-bias (b) Self-bias (c) Voltage-divider (d) All of the above Tags: fet, amplifiers, fixed-bias, self-bias, voltage-divider, electronics, engineering
555555555536. For the fixed-bias configuration, if ________. (a) RD (b) (c) RG (d) Tags: fet, amplifiers, fixed-bias, configuration, electronics, engineering
55555555553. The ________ configuration has the distinct disadvantage of requiring two dc voltage sources. (a) self-bias (b) voltage-divider (c) fixed-bias (d) All of the above Tags: fet, amplifiers, configuration, voltage, self-bias, voltage-divider, fixed-bias, electronics, engineering
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V Tags: fet, voltage, electronics, engineering