5555555555
87. The depletion MOSFET circuit has a ________ input impedance than a similar JFET configuration.
(a) much higher
(b) much lower
(c) lower
(d) higher
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555581. gm has its maximum value for a JFET at ________. (a) (b) 0.5 (c) 0.3 (d) IDSS- 555555555553. What is the range of the input impedance of a common-base configuration? (a) A few ohms to a maximum of 50 (b) 1 k to 5 k (c) 100 k to 500 k (d) 1 M to 2 M
- 5555555555150. Which of the following transistor(s) has (have) depletion and enhancement types? (a) BJT (b) JFET (c) MOSFET (d) None of the above
- 555555555596. A dual-gated MOSFET is (a) a depletion MOSFET. (b) an enhancement MOSFET. (c) a VMOSFET. (d) either a depletion or an enhancement MOSFET.
- 555555555588. The ________ configuration has an input impedance, which is other than RG. (a) common-source (b) common-gate (c) common-drain (d) None of the above