5555555555
33. ________ is the network-input impedance for a JFET fixed-bias configuration.
(a) RG
(b) RD
(c) Zero
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555536. For the fixed-bias configuration, if ________. (a) RD (b) (c) RG (d)- 5555555555127. What is the range of an FET's input impedance? (a) 10 to 1 k (b) 1 k to 10 k (c) 50 k to 100 k (d) 1 M to several hundred M
- 555555555590. A ________ configuration has a voltage gain less than 1. (a) fixed-bias (b) self-bias (c) source-follower (d) voltage-divider
- 55555555551. The range of input impedance Zi for MOSFETs is ________. (a) 1 k–10 k (b) 100 k–1 M (c) 10 M–100 M (d) 1012 to 1015
- 5555555555196. If [A] = 10 and [B] = 01, then [A] [b] = ________. (a) [00] (b) 00 (c) 11 (d) [11]