60. In class A operation, the input circuit of a JFET is …………. biased.
(a) forward
(b) reverse
(c) not
(d) none of the aboveSubject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
FET » Exercise - 142. The gate of a JFET is ....... biased. (a) reverse (b) forward (c) reverse as well as forward (d) none of the above- 5555555555106. The JFET is always operated with the gate-source pn junction ________ -biased. (a) forward (b) (c) (d)
- FET » Exercise - 252. A JFET has high input impedance because ....... (a) it is made of semiconductor material (b) input is reverse biased (c) of impurity atoms (d) none of the above
- FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V
- FET » Exercise - 143. The input impedance of a JFET is ....... that of an ordinary transistor. (a) equal to (b) less than (c) more than (d) none of the above