5555555555
117. The enhancement-type MOSFET is in the cutoff region if ________.
(a) applied VGS is larger than VGS(Th)
(b) applied VGS is less than or equal to VGS(Th)
(c) VGS has a positive level
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555155. Which of the following represent(s) the cutoff region for an FET? (a) ID = 0 mA (b) VGS = VP (c) IG = 0 (d) All of the above- 5555555555111. Midpoint bias for a D-MOSFET is ID = ________, obtained by setting VGS = 0. (a) IDSS / 2 (b) IDSS / 3.4 (c) (d)
- 555555555566. 3 × 101 + 7 × 100 is equal to ________. (a) 3.7 (b) 37 (c) 10 (d) 370
- MOSFET » Exercise - 117. An n-channel D-MOSFET with a positive VGS is operating in ............... (a) the depletion-mode (b) the enhancement-mode (c) cut off (d) saturation
- 555555555595. Identify the n-channel D-MOSFET. (a) a (b) b (c) c (d) d