Error Analysis – 1

Error Analysis » Exercise – 1

1. The steady state error due to a ramp input for a type two system is equal to :

(a) zero
(b) infinite
(c) non-zero number
(d) constant

Answer
Answer : (a)

Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Error Analysis – 2Error Analysis » Exercise - 1 2. The impulse response of a system is                    Its step response is equal to : (a) 0.5e-10t (b) 5(1 – e-10t) (c) 0.5(l – e-10t) (d) 10(1 – e-10t)
    Tags: error, analysis, exercise, system, equal, electronics, engineering
  • Time Domain Analysis - 22Time Domain Analysis » Exercise - 122. The steady – state error of a first - order system to a ramp input is equal to : (a) the time constant of the system (b) zero (c) infinity (d) none of these
    Tags: analysis, system, exercise, steady, state, error, ramp, input, equal, constant
  • Number Systems - 65555555555565. The binary number 1110 is equal to the decimal number ________. (a) 3 (b) 1 (c) 7 (d) 14
    Tags: number, equal, electronics, engineering
  • Number Systems - 28555555555528. The 1's complement of 1010102 is _________. (a) 0101102 (b) 0101012 (c) 1101112 (d) 1010112
    Tags: number, electronics, engineering
  • Time Domain Analysis - 50Time Domain Analysis » Exercise - 150. Due to derivative control, the steady – state error is : (a) reduced (b) increased (c) not effected (d) made zero
    Tags: analysis, exercise, steady, state, error, electronics, engineering