5555555555
200. A 74HC283 can be used to implement a(n) ________ adder.
(a) 4-bit BCD
(b) 8-bit BCD
(c) 4-bit full
(d) 8-bit full
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555585. A 4-bit adder has the following inputs: C0 = 0, A1 = 0, A2 = 1, A3 = 0, A4 = 1, B1 = 0, B2 = 1, B3 = 1, B4 = 1. The output will be ________. (a) 01100 (b) 10101 (c) 11000 (d) 00011- 5555555555201. The carry-out of a full adder is ________. (a) (b) (c) (d)
- 5555555555205. The two's complement of 00001111 is ________. (a) 11111111 (b) 11110000 (c) 11110001 (d) 11110111
- Combinational Circuits » Exercise - 14. How many inputs are required for a 1 to 10 BCD decoder ? (a) 1 (b) 4 (c) 8 (d) 10
- 5555555555228. The expansion inputs to a comparator are used for expansion to a(n): (a) 4-bit system (b) 8-bit system (c) BCD system (d) counter system