5555555555
166. The binary adder circuit is designed to add ________ binary number(s) at a time.
(a) 1
(b) 3
(c) 2
(d) 5
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555129. The binary adder circuit is designed to add ________ binary numbers at the same time. (a) 2 (b) 4 (c) 6 (d) 8- 5555555555183. How many inputs must a full-adder have? (a) 4 (b) 2 (c) 5 (d) 3
- 5555555555154. Divide the following binary numbers. (a) 0000 0010 0000 0010 1000 1111 (b) 0000 0010 0001 0010 0000 0100 (c) 0000 0011 0000 0010 0000 0100 (d) 0000 0010 0000 0010 0000 0100
- 5555555555160. When multiplying 13 × 11 in binary, what is the third partial product? (a) 1011 (b) 00000000 (c) 100000 (d) 100001
- 5555555555218. The circuit shown is a(n) ________. (a) multiplexer (b) adder (c) comparator (d) converter