5555555555
110. The AND-OR-INVERT gates are designed to simplify implementation of ________.
(a) POS logic
(b) DeMorgan’s theorem
(c) NAND logic
(d) SOP logic
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555536. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates? (a) OR gates only (b) AND gates and NOT gates (c) AND gates, OR gates, and NOT gates (d) OR gates and NOT gates- 555555555564. Which of the following logic expressions represents the logic diagram shown? (a) (b) (c) (d)
- Logic Gates » Exercise - 115. Which of these are universal gates : (a) Only NOR (b) Only NAND (c) Both NOR and NAND (d) Neither NOR nor NAND
- 5555555555194. If [A] = 1011 1010, [B] = 0011 0110, and [C] = [A] • [B], what is [C 4..2] in decimal? (a) 1 (b) 2 (c) 3 (d) 4
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101