5555555555
108. In an odd-parity system, the data that will produce a parity bit = 1 is ________.
(a) data = 1010011
(b) data = 1111000
(c) data = 1100000
(d) All of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555581. ________ is a correct combination for an ODD-parity data transmission system. (a) data = 1101 1011 parity = 1 (b) data = 1101 0010 parity = 0 (c) data = 0001 0101 parity = 1 (d) data = 1010 1111 parity = 0- 5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000
- 5555555555104. In VHDL, data can be each of the following types except ________. (a) BIT (b) BIT_VECTOR (c) STD_LOGIC (d) STD_VECTOR
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101
- 5555555555196. If [A] = 10 and [B] = 01, then [A] [b] = ________. (a) [00] (b) 00 (c) 11 (d) [11]