Arithmetic Circuits » Exercise – 1
6. It is used to subtract two inputs having more than one bit :
(a) Half Subtractor
(b) Full Subtractor
(c) Half Adder
(d) Full Adder
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Arithmetic Circuits » Exercise - 15. It is a circuit, which subtracts two inputs each of one bit : (a) Full Subtractor (b) Half Subtractor (c) Full Adder (d) Half Adder- Arithmetic Circuits » Exercise - 13. A half adder can be used only for adding : (a) 1s (b) 2s (c) 4s (d) 8s
- Arithmetic Circuits » Exercise - 1 1. It is a simple computational digital circuit built from logic gates : (a) Full Adder (b) Half Adder (c) Null Adder (d) None of the above
- 5555555555201. The carry-out of a full adder is ________. (a) (b) (c) (d)
- 555555555585. A 4-bit adder has the following inputs: C0 = 0, A1 = 0, A2 = 1, A3 = 0, A4 = 1, B1 = 0, B2 = 1, B3 = 1, B4 = 1. The output will be ________. (a) 01100 (b) 10101 (c) 11000 (d) 00011