Arithmetic Circuits » Exercise – 1
4. Parallel adder is :
(a) Sequential circuits
(b) Combinational circuits
(c) Either sequential or combinational circuits
(d) None of aboveSubject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
Combinational Circuits » Exercise - 12. Half adder is an example of : (a) Combinational Circuits (b) Sequential Circuits (c) Asynchronous Circuits (d) None of these- 5555555555204. Solve this binary problem: 01011000 ÷ 00001011 = ________. (a) 1010 (b) 0110 (c) 1000 (d) 1110
- Combinational Circuits » Exercise - 14. How many inputs are required for a 1 to 10 BCD decoder ? (a) 1 (b) 4 (c) 8 (d) 10
- 5555555555213. 34FC + AD31 = ________. (a) E22D (b) E31D (c) E21D (d) E42D
- 5555555555105. Except for ________, STD_LOGIC may have the following values. (a) 'z' (b) 'U' (c) '?' (d) 'L'