Arithmetic Circuits » Exercise – 1
1. It is a simple computational digital circuit built from logic gates :
(a) Full Adder
(b) Half Adder
(c) Null Adder
(d) None of the above
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts Arithmetic Circuits » Exercise - 13. A half adder can be used only for adding : (a) 1s (b) 2s (c) 4s (d) 8s Tags: arithmetic, circuits, exercise, half, adder, electronics, engineering
Arithmetic Circuits » Exercise - 14. Parallel adder is : (a) Sequential circuits (b) Combinational circuits (c) Either sequential or combinational circuits (d) None of above Tags: circuits, arithmetic, exercise, adder, electronics, engineering
Arithmetic Circuits » Exercise - 16. It is used to subtract two inputs having more than one bit : (a) Half Subtractor (b) Full Subtractor (c) Half Adder (d) Full Adder Tags: arithmetic, circuits, half, full, adder, exercise, electronics, engineering
Arithmetic Circuits » Exercise - 15. It is a circuit, which subtracts two inputs each of one bit : (a) Full Subtractor (b) Half Subtractor (c) Full Adder (d) Half Adder Tags: arithmetic, circuits, full, half, adder, exercise, circuit, electronics, engineering
Logic Gates » Exercise - 14. For the circuit shown, F is given by : & (a) (b) (c) (d) Tags: logic, gates, exercise, circuit, electronics, engineering