Architecture and Organization of 8085 Microprocessor » Exercise – 1
6. WAIT states are used :
(a) To give slow devices additional time to put out valid data
(b) To insert a deliberate delay
(c) During I/O operation
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above- Architecture and Organization of 8085 Microprocessor » Exercise - 14. Two operands can be checked for equality using : (a) OR operation (b) AND operation (c) EXOR operation (d) None of the above
- Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16
- 5555555555146. The decimal value for E16 is: (a) 1210 (b) 1310 (c) 1410 (d) 1510
- 555555555559. The 1's complement of 10011101 is ________. (a) 01100010 (b) 10011110 (c) 01100001 (d) 01100011