Architecture and Organization of 8085 Microprocessor » Exercise – 1
3. The bus which is used to transfer data from main memory to the peripheral devices :
(a) Data bus
(b) Input bus
(c) DMA bus
(d) Output bus
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above- 555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157
- 5555555555123. What is the bit storage capacity of a ROM with a 1024 × 8 organization? (a) 1024 (b) 2048 (c) 4096 (d) 8192
- 555555555560. For the given circuit, what is the bit length of the output data word? (a) 3 (b) 4 (c) 8 (d) 32
- 555555555540. The condition occurring when two or more devices try to write data to a bus simultaneously is called ________. (a) address decoding (b) bus contention (c) bus collisions (d) address multiplexing