Architecture and Organization of 8085 Microprocessor » Exercise – 1
2. A mp with 12 address lines is capable of addressing :
(a) 1024 locations
(b) 2048 locations
(c) 4096 locations
(d) 64K locations
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Instruction Set of 8085 Microprocessor » Exercise - 12. A mp with 12 address lines is capable of addressing : (a) 1024 locations (b) 2048 locations (c) 4096 locations (d) 64K locations- Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above
- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- Architecture and Organization of 8085 Microprocessor » Exercise - 14. Two operands can be checked for equality using : (a) OR operation (b) AND operation (c) EXOR operation (d) None of the above
- Architecture and Organization of 8085 Microprocessor » Exercise - 18. In mp architecture, flag indicates : (a) The no. of mp (b) The name of manufacturer (c) The internal status of the CPU (d) The bit size of the mp