Analog to Digital and Digital to Analog Converters » Exercise – 1
3. The maximum conversion time for a SAR DAC is :
(a) 4n clock cycles.
(b) n clock cycles.
(c) 8n clock cycles.
(d) n/2 clock cycles.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555521. The resolution of a 0–5 V 6-bit digital-to-analog converter (DAC) is: (a) 63% (b) 64% (c) 1.56% (d) 15.6%- Analog to Digital and Digital to Analog Converters » Exercise - 1 1. The characteristics of a DAC, which are generally specified by the manufacturers : (a) Linearity (b) Resolution (c) Accuracy (d) All of the above
- 555555555548. What is the decimal value of 2–1 ? (a) 0.5 (b) 0.25 (c) 0.05 (d) 0.1
- 555555555528. What is the maximum conversion time of a clock rate of 1 MHz operating a 10-stage counter in an ADC? (a) 1.024 s (b) 102.3 ms (c) 10.24 ms (d) 1.024 ms
- 555555555551. What is the decimal value of 23 ? (a) 2 (b) 4 (c) 6 (d) 8