5555555555
12. The primary disadvantage of the flash analog-to digital converter (ADC) is that:
(a) it requires the input voltage to be applied to the inputs simultaneously
(b) a long conversion time is required
(c) a large number of output lines is required to simultaneously decode the input voltage
(d) a large number of comparators is required to represent a reasonable sized binary number
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555518. The number of binary bits at the input of a digital-to-analog converter (DAC) is known as ________. (a) accuracy (b) linearity (c) resolution (d) monotonicity- 555555555517. A(n) ________ converts an analog input to a digital output. (a) flash converter (b) bipolar converter (c) ADC (d) DAC
- 555555555522. In a flash analog-to-digital converter, the output of each comparator is connected to an input of a: (a) decoder (b) priority encoder (c) multiplexer (d) demultiplexer
- 555555555553. The binary number for F3A16 is ________. (a) 111100111010 (b) 111100111110 (c) 000000111010 (d) 000011000100
- 555555555521. The resolution of a 0–5 V 6-bit digital-to-analog converter (DAC) is: (a) 63% (b) 64% (c) 1.56% (d) 15.6%