5555555555
97. High input resistance for a JFET is due to
(a) a metal oxide layer.
(b) a large input resistor to the device.
(c) an intrinsic layer.
(d) the gate-source junction being reverse-biased.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555106. The JFET is always operated with the gate-source pn junction ________ -biased. (a) forward (b) (c) (d)- FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V
- FET » Exercise - 283. A FET can be used as a variable : (a) Inductor (b) Capacitor (c) Resistor (d) None of these
- 555555555549. What is the typical value for the input impedance Zi for JFETs? (a) 100 k (b) 1 M (c) 10 M (d) 1000 M
- 555555555519. A thyristor is a ________-layer semiconductor material device. (a) 2 (b) 3 (c) 4 (d) 5