5555555555
15. When a load resistance is removed from the output of a voltage divider circuit, the current drawn from the source ________.
(a) decreases
(b) increases
(c) remains the same
(d) is cut off
| Subject Name : Electrical Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electrical Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 3. The output of a certain voltage divider is 12 V with no load. When a load is connected, the output voltage ________. (a) decreases (b) increases (c) remains the same (d) becomes zero- 5555555555 21. When the frequency of the source voltage decreases, the impedance of a parallel RC circuit ________. (a) increases (b) decreases (c) does not change (d) decreases to zero
- 5555555555 4. A voltage divider consists of two 68 kΩ resistors and a 24 V source. The unknown output voltage is ________. (a) 12 V (b) 24 V (c) 0 V (d) 6 V
- 5555555555 10. If one of the resistors in a parallel circuit is removed, the total resistance ________. (a) decreases (b) increases (c) remains the same (d) doubles
- 5555555555 11. A 6 V battery output is divided down to obtain two output voltages. Three 2.2 kΩ resistors are used to provide the two taps. The two output voltages are ________. (a) 2 V, 4 V (b) 2 V, 2 V (c) 2 V, 6 V (d) 4 V, 6 V