5555555555
161. Assume that you have a 3-input NAND gate but need only a 2-input gate. The unused input should be ________.
(a) connected to ground
(b) left open
(c) connected to a HIGH
(d) any of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above- 5555555555140. How many 2-input NOR gates does it take to produce a 2-input NAND gate? (a) 1 (b) 2 (c) 3 (d) 4
- 555555555564. The Boolean expression for a 3-input OR gate is ________. (a) X = A + B (b) X = A + B + C (c) X = ABC (d) X = A + BC
- 555555555559. The minimum input voltage recognized as HIGH by a TTL gate is ________. (a) 2.0 V (b) 2.4 V (c) 0.8 V (d) 5.0 V
- 555555555532. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT gate