5555555555
172. What is one disadvantage of the ripple-carry adder?
(a) The interconnections are more complex.
(b) More stages are required to a full adder.
(c) It is slow due to propagation time.
(d) All of the above.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555201. The carry-out of a full adder is ________. (a) (b) (c) (d)- 5555555555146. The decimal value for E16 is: (a) 1210 (b) 1310 (c) 1410 (d) 1510
- 555555555582. The equation ________ cannot be further simplified. (a) (b) (c) (d)
- 5555555555177. The truth table for a full adder is shown below. What are the values of X, Y, and Z? (a) X = 0, Y = 1, Z = 1 (b) X = 1, Y = 1, Z = 1 (c) X = 1, Y = 0, Z = 1 (d) X = 0, Y = 0, Z = 1
- 5555555555205. The two's complement of 00001111 is ________. (a) 11111111 (b) 11110000 (c) 11110001 (d) 11110111