5555555555
125. Could the sum output of a full-adder be used as a two-bit parity generator?
(a) Yes
(b)
(c)
(d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
5555555555135. How many inputs must a full-adder have? (a) 2 (b) 3 (c) 4 (d) 5Tags: combinational, circuits, full-adder, electronics, engineering
5555555555183. How many inputs must a full-adder have? (a) 4 (b) 2 (c) 5 (d) 3Tags: combinational, circuits, full-adder, electronics, engineering
5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000Tags: combinational, circuits, electronics, engineering
5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101Tags: combinational, circuits, electronics, engineering
5555555555196. If [A] = 10 and [B] = 01, then [A] [b] = ________. (a) [00] (b) 00 (c) 11 (d) [11]Tags: combinational, circuits, electronics, engineering