5555555555
116. A standard TTL circuit with a totem-pole output can sink, in the LOW state (IOL(max)), ________.
(a) 16 mA
(b) 20 mA
(c) 16 A
(d) 20 A
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555104. The HIGH logic level for a standard TTL output must be at least ________. (a) 2.4 V (b) 2 V (c) 0.8 V (d) 5 V- 555555555528. How many 74LSTTL logic gates can be driven from a 74TTL gate? (a) 10 (b) 20 (c) 200 (d) 400
- 555555555539. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A
- 5555555555122. What is the circuit number of the IC that contains four two-input AND gates in standard TTL? (a) 7402 (b) 7404 (c) 7408 (d) 7432
- 555555555546. At –65ºC the minimum current that will trigger the series of an SCR is ________, while at +150ºC only ________ is required. (a) 20 mA, 100 mA (b) 50 mA, 75 mA (c) 75 mA, 50 mA (d) 100 mA, 20 mA