5555555555
108. ________ TTL allows three possible output states.
(a) Triswitch
(b) Triinput
(c) Tristate
(d) Trident
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555104. The HIGH logic level for a standard TTL output must be at least ________. (a) 2.4 V (b) 2 V (c) 0.8 V (d) 5 V- 555555555547. What is the range of invalid TTL output voltage? (a) 0.0–0.4 V (b) 0.4–2.4 V (c) 2.4–5.0 V (d) 0.0–5.0 V
- 555555555558. The output of an AND gate with three inputs, A, B, and C, is HIGH when ________. (a) A = 1, B = 1, C = 0 (b) A = 0, B = 0, C = 0 (c) A = 1, B = 1, C = 1 (d) A = 1, B = 0, C = 1
- 555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d)
- Logic Gates » Exercise - 14. For the circuit shown, F is given by : & (a) (b) (c) (d)