5555555555
95. The lower transistor of a totem-pole output is saturated when the gate output is ________.
(a) overdriven
(b) HIGH
(c) LOW
(d) malfunctioning
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555558. ________ output levels would not be a valid LOW for a TTL gate. (a) 0.2 V (b) 0.3 V (c) 0.5 V (d) All of the above.- 555555555540. A logic circuit whose output is LOW when at least one input is HIGH is a(n) _________ gate. (a) NOR (b) AND (c) NAND (d) exclusive-OR gate
- 555555555547. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n): (a) Ex-NOR gate (b) OR gate (c) Ex-OR gate (d) NAND gate
- 555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4
- 555555555542. A common-emitter amplifier has ________ voltage gain, ________ current gain, ________ power gain, and ________ input impedance. (a) high, low, high, low (b) high, high, high, low (c) high, high, high, high (d) low, low, low, high