5555555555
66. A logic signal experiences a delay in going through a circuit. The two propagation delay times are defined as:
(a) tPLH and tPHL.
(b) tDLH and tDHL.
(c) tHPL and tlph.
(d) tLDH and tHDL.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555551. Which of the following logic families has the shortest propagation delay? (a) S-TTL (b) AS-TTL (c) HS-TTL (d) HCMOS- 555555555557. The propagation delay of standard TTL gates is approximately ________. (a) 2 s (b) 1 s (c) 4 ns (d) 10 ns
- 55555555557. Which of the following logic families has the shortest propagation delay? (a) CMOS (b) BiCMOS (c) ECL (d) 74SXX
- 555555555570. Now many times can a GAL be erased and reprogrammed? (a) 0 (b) At least 100 (c) At least 1000 (d) Over 10,000
- 555555555538. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A