5555555555
37. If all inputs to a TTL NAND gate are low, what is the ON, OFF condition of each transistor in the circuit?
(a) Q1-ON, Q2-OFF, Q3-ON, Q4-OFF
(b) Q1-ON, Q2-ON, Q3-OFF, Q4-OFF
(c) Q1-OFF, Q2-OFF, Q3-ON, Q4-ON
(d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555532. What should be done with unused inputs to a TTL NAND gate? (a) let them float (b) tie them LOW (c) (d)- 555555555563. The output of an OR gate with three inputs, A, B, and C, is LOW when ________. (a) A = 0, B = 0, C = 0 (b) A = 0, B = 0, C = 1 (c) A = 0, B = 1, C = 1 (d) all of the above
- 5555555555145. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, and C and one AND gate with inputs D and E is ________. (a) (b) (c) (d)
- 555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d)
- 555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4