5555555555
129. L1 is known as ________.
(a) primary cache
(b) secondary cache
(c) DRAM
(d) SRAM
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
5555555555164. A type of read/write memory available with MOS technology is ________. (a) SRAM (b) DRAM (c) both of the above (d) none of the aboveTags: memory, devices, sram, dram, electronics, engineering
Memory Devices » Exercise - 1 9. Access time is faster for : (a) ROM (b) SRAM (c) DRAM (d) EPROMTags: memory, devices, sram, dram, electronics, engineering
5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16Tags: memory, devices, electronics, engineering
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13Tags: memory, devices, electronics, engineering
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12Tags: memory, devices, electronics, engineering