5555555555
13. The access time (tacc) of a memory IC is governed by the IC’s:
(a) internal address buffer
(b) internal address decoder
(c) volatility
(d) internal address decoder and volatility
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555515. How many storage locations are available when a memory device has twelve address lines? (a) 144 (b) 512 (c) 2048 (d) 4096- 555555555537. How many address bits are needed to select all memory locations in the 2118 16K × 1 RAM? (a) 8 (b) 10 (c) 14 (d) 16
- 5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
- 5555555555133. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________. (a) 4096 (b) 8129 (c) 16358 (d) 32768
- 5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16