5555555555
138. The point(s) on this timing diagram where the Q output of a D latch will be HIGH is/are ________.
(a) point 4
(b) points 3 and 4
(c) points 1 and 2
(d) points 4 and 5
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8- Flip-Flops » Exercise - 1 1. A latch has _____ stable states. (a) One (b) Two (c) Three (d) Four
- 555555555575. Convert 52716 to binary. (a) 343 (b) 001101000111 (c) 010100100111 (d) 011100100101
- 555555555585. Which is not a word size? (a) 64 (b) 28 (c) 16 (d) 8
- 5555555555103. How many AND gates are found in a 7411 IC? (a) 1 (b) 2 (c) 3 (d) 4