5555555555
60. On a J-K flip-flop, when is the flip-flop in a hold condition?
(a) J = 0, K = 0
(b) J = 1, K = 0
(c) J = 0, K = 1
(d) J = 1, K = 1
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0- 5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
- 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
- 5555555555130. In VHDL, how many inputs will a primitive JK flip-flop have? (a) 2 (b) 3 (c) 4 (d) 5
- 555555555529. The 2's complement of 1101102 is _________. (a) 1101002 (b) 1010102 (c) 0010112 (d) 0010102