FET – 74

FET » Exercise – 2

74. At cut-off, the JFET channel is ……………

(a) at its widest point
(b) completely closed by the depletion region
(c) extremely narrow
(d) reverse biased

Answer
Answer : (b)

Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • FET - 62FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V
    Tags: fet, exercise, jfet, electronics, engineering
  • FET - 42FET » Exercise - 142. The gate of a JFET is ....... biased. (a) reverse (b) forward (c) reverse as well as forward (d) none of the above
    Tags: fet, reverse, exercise, jfet, biased, electronics, engineering
  • FET - 98555555555598. Identify the p-channel D-MOSFET. (a) a (b) b (c) c (d) d
    Tags: fet, electronics, engineering
  • FET - 1545555555555154. What is the ratio of ID / IDSS for VGS = 0.5 VP? (a) 0.25 (b) 0.5 (c) 1 (d) 0
    Tags: fet, electronics, engineering
  • FET - 41FET » Exercise - 141. A JFET is a ....... driven device. (a) current (b) voltage (c) both current and voltage (d) none of the above
    Tags: fet, exercise, jfet, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here