FET » Exercise – 2
71. For VGS= 0 V, the drain current becomes constant when VDS exceeds ……………
(a) cut off
(b) VDD
(c) VP
(d) 0 V
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
5555555555154. What is the ratio of ID / IDSS for VGS = 0.5 VP? (a) 0.25 (b) 0.5 (c) 1 (d) 0Tags: fet, vgs, vp, electronics, engineering
555555555525. What is the new value of RD when there is 7 V across VDS? (a) 3 k (b) 3.3 k (c) 4 k (d) 5 kTags: vds, electronics, engineering
5555555555157. At which of the following condition(s) is the depletion region uniform? (a) No bias (b) VDS > 0 V (c) VDS = VP (d) None of the aboveTags: vds, fet, vp, electronics, engineering
5555555555149. Which of the following controls the level of ID? (a) VGS (b) VDS (c) IG (d) VDGTags: fet, vgs, vds, electronics, engineering
5555555555160. The level of VGS that results in ID = 0 mA is defined by VGS = ________. (a) VGS(off) (b) VP (c) VDS (d) None of the aboveTags: vgs, fet, vp, vds, electronics, engineering