FET » Exercise – 1
42. The gate of a JFET is ……. biased.
(a) reverse
(b) forward
(c) reverse as well as forward
(d) none of the above
Explanation
Explanation : No answer description available for this question. Let us discuss.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
Related Posts
FET » Exercise - 260. In class A operation, the input circuit of a JFET is ............. biased. (a) forward (b) reverse (c) not (d) none of the aboveTags: fet, exercise, jfet, biased, forward, reverse, electronics, engineering
5555555555106. The JFET is always operated with the gate-source pn junction ________ -biased. (a) forward (b) (c) (d) Tags: fet, jfet, biased, forward, electronics, engineering
FET » Exercise - 145. A JFET……… is usually the point of reference. (a) Gate (b) Drain (c) Source (d) Either b or c Tags: fet, exercise, jfet, gate, electronics, engineering
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V Tags: fet, exercise, jfet, electronics, engineering
FET » Exercise - 144. In a p-channel JFET, the charge carriers are ....... (a) electrons (b) holes (c) both electrons and holes (d) none of the above Tags: fet, exercise, jfet, electronics, engineering
