FET » Exercise – 1
30. ……… is preferred form of bias for a JFET amplifier.
(a) Self bias
(b) Voltage divider bias
(c) Two supply bias
(d) Emitter feedback bias
Explanation
Explanation : No answer description available for this question. Let us discuss.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
Related Posts
555555555551. ________ is less dependent on the transistor beta. (a) Fixed bias (b) Emitter bias (c) Voltage divider (d) Voltage feedbackTags: bias, voltage, emitter, divider, feedback, electronics, engineering
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V Tags: fet, exercise, voltage, jfet, electronics, engineering
FET » Exercise - 136. FET has offset voltage of about : (a) 0.2 volts (b) 0.6 volts (c) 1.0 volts (d) 3.6 volts Tags: fet, exercise, voltage, electronics, engineering
5555555555166. What is the output voltage? (a) 15 V (b) 5 V (c) –5 V (d) –15 V Tags: amplifier, voltage, electronics, engineering
FET » Exercise - 256. .............. has the lowest noise-level. (a) triode (b) ordinary transistor (c) tetrode (d) JFET Tags: fet, exercise, jfet, electronics, engineering
