81. The output impedance of a transistor connected in ……… arrangement is the highest.
(a) common emitter
(b) common collector
(c) common base
(d) none of the aboveSubject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
Transistors » Exercise - 2 80. The input impedance of a transistor connected in .......... arrangement is the highest. (a) common emitter (b) common collector (c) common base (d) none of the above- Transistors » Exercise - 2 79. The most commonly used transistor arrangement is ........ arrangement. (a) common emitter (b) common base (c) common collector (d) none of the above
- Transistors » Exercise - 2 85. The voltage gain of a transistor connected in ........ arrangement is the highest. (a) common base (b) common collector (c) common emitter (d) none of the above
- Transistors » Exercise - 2 83. The power gain of a transistor connected in ........ arrangement is the highest. (a) common emitter (b) common base (c) common collector (d) none of the above
- Transistors » Exercise - 1 15. When a transistor is connected in common collector mode, then (a) Input is in between Base and Emitter (b) Input is in between Base and Collector (c) Input is in between Emitter and Collector (d) Input is in between Collector short-circuited