DMA Controller (8257) » Exercise – 1
5. How many clock cycles are used by 8257 to transfer a byte of data ?
(a) 2 clock cycle
(b) 4 clock cycle
(c) 6 clock cycle
(d) 8 clock cycle
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
DMA Controller (8257) » Exercise - 12. Which is the fastest DMA mode ? (a) Cycle steal (b) Hidden mode (c) Block transfer (d) None of these- Instruction Timing Diagram of 8085 Microprocessor » Exercise - 12. The no. of minimum clock cycle in a m/c cycle for 8085 are : (a) 1 (b) 2 (c) 3 (d) 5
- DMA Controller (8257) » Exercise - 13. 8257 can interface with .............. IO devices. (a) 2 (b) 3 (c) 4 (d) 5
- 555555555552. Transistors are ________-terminal devices. (a) 2 (b) 3 (c) 4 (d) 5
- 55555555556. For what value of RD is the voltage across VDS zero? (a) 2.400 k (b) 5.167 k (c) 6.167 k (d) 6.670 k